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1 
NANOGAPS ON ATOMICALLY THIN 
MATERIALS AS NON-VOLATILE 
READ/WRITABLE MEMORY DEVICES 
2 
Further, the resulting nanogap channel demonstrates ballis-
tic behavior with no scattering, of benefit to low-dissipation 
high speed applications. 
RELATED APPLICATIONS 
This application claims priority to U.S. Provisional Patent 
Application 62/084,290, filed Nov. 25, 2014, which is 
hereby incorporated by reference it its entirety. 
The non-volatile memory element may further comprise a 
5 dielectric layer between the gate layer and the atomically 
thin layer. Optionally, the element may also feature an upper 
gate layer and/or an upper dielectric layer. 
10 
TECHNICAL FIELD 
The non-volatile memory element may further comprise a 
floating gate embedded in the dielectric layer. 
The atomically thin layer may comprise thin materials 
considered two dimensional in shape, such as graphene, 
MoS2 , or other transition metal dichalcogenides. 
The gate layer may be on top of a substrate. The gate layer 
may comprise a metal or other atomically-thin conducting 
The present invention relates generally to the presence of 
nanogaps on atomically thin materials that can show non-
linearity through local charge exchange and the effects of 
ballistic transport. 
BACKGROUND 
15 material. The substrate may comprises an insulating mate-
rial, such a silicon, silicon oxide, aluminum oxide, sapphire, 
germanium, gallium arsenide, indium phosphide and sili-
cone/germanium alloys. 
The metallic layer may comprise, for example, Au, Ni, Pt, 
20 Pd, and Al. The metallic layer may be locally-thinned or 
constricted into a bowtie geometry on the atomically-thin 
layer. 
Since the advent of the electronics era, there has been a 
long-term trend of scaling electronic component sizes down-
wards in order to improve their performance and efficiency. 
Atomically-thin materials are ideal components of such 
extremely-scaled devices, 1 as these materials already have 
the smallest achievable thickness (Frindt Phys. Rev. Lett. 
1972, 28 (5), 299-301). Graphene, one such atomically-thin 
material consisting of sp2 bonded carbon,2 has been of 
particular interest for high-speed electronics (Geim et al. 
Nature Materials 2007, 6, 183-191; Zheng et al. Sci Rep 
2013, 3; Ganapathi et al. IEEE Trans. Electron Devices 
2013, 60 (3), 958-964; Koswatta et al. IEEE Trans. Mierow. 
Theory Tech. 2011, 59 (10), 2739-2750). Ultra-short gra-
phene field effect transistors (GFETs) are promising for high 
speed applications due in part to their potential ballistic 
transport of charge carriers, where the mean free path is 35 
comparable to the relevant channel length (Ganapathi et al. 
IEEE Trans. Electron Devices 2013, 60 (3), 958-964; 
Koswatta et al. IEEE Trans. Mierow. Theory Tech. 2011, 59 
(10), 2739-2750; Pugnaghi et al. J. Appl. Phys. 2014, 116 
(11); Grassi et al. IEEE Trans. Electron Devices 2013, 60 40 
(1), 140-146). 
The present invention also provides a method of formu-
lating a non-volatile memory element comprising: assem-
25 bling three-layered structure comprising an atomically-thin 
layer on a dielectric layer, which in turn is on a gate layer; 
depositing on the atomically-thin layer a metallic layer with 
a locally-thinned or bowtie geometry; etching to remove 
remaining exposed elements of the atomically-thin layer; 
30 and introducing a nanogap at the bowtie geometry across the 
metallic layer by feedback controlled electromigration. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a cross-sectional illustration of approach for 
placing a metallic nanogap onto an atomically-thin material. 
FIG. la shows a metallic layer deposited onto an atomically-
thin material, which is separated from a gate electrode by a 
dielectric. Alternatively, a floating gate electrode can be 
embedded within the dielectric layer. FIG. lb shows a 
nanogap can be opened up in the metallic layer. This can be 
Reducing the size of devices is one of the driving para-
digms of the nanoelectronics and semiconductor industries 
for significantly improving their performance and efficien-
cies. In addition, fast all-electronic nonvolatile memory 45 
devices and nonlinear devices are highly desirable for both 
speed and efficiency. The present invention provides an 
ultra-short nanogap nonlinear device with a channel on the 
size scale of approximately 10 nm, or smaller, comprising an 
atomically-thin channel comprising either one or two addi- 50 
tional gate electrodes. These devices can show both non-
volatile memory and clear signatures of ballistic, non-
scattering, transport which is important for high-speed 
applications. 
achieved through electromigration (as we have demon-
strated), etching, or through direct deposition. 
FIG. 2 shows electromigrated metallic nanogaps on 
monolayer graphene. FIG. 2a shows optical image of gold 
wire deposited onto a graphene film. FIG. 2b shows a 
scanning electron microscope image of gold nanogaps on 
graphene. The lightest regions are the gold electrodes. 
FIG. 3 shows a Read/Writable nanogap on graphene 
device. FIG. 3a shows a high-bias ramp across a nanogap 
situated on a graphene film. At voltages greater than 0.6 V 
with the back-gate kept at a fixed -60.0 V, the system 
switches into a different charge state. FIG. 3b shows this 
charge state can easily be read with a low bias voltage (less 
SUMMARY OF THE INVENTION 
The present invention provides a non-volatile memory 
element, comprising an atomically-thin layer on top of a gate 
layer and a metallic layer dispersed on top of the atomically-
thin layer, wherein a nano gap channel of a width of about 0.1 
nm to 10 nm passes entirely across the metallic layer and 
exposes the atomically thin layer such that the metallic layer 
is divided by the nanogap channel into a source electrode 
and a drain electrode. The resulting memory is accordingly 
non-volatile and provides non-linear behavior which is of 
benefit for improved switching in coordination with the gate. 
55 40 m V), as demonstrated by the Write gate curve at -60V. 
Performing similar 1.0 V bias write operations with the gate 
fixed at 0.0 V and +60.0 V results in different charge states. 
FIG. 4 shows an overview and fabrication of an ultra-
short channel graphene field effect transistor (GFET). FIG. 
60 4a shows a schematic illustration of an ultra-short channel 
GFET. FIG. 4b shows an optical image of a Au metallic wire 
with a narrow (approximately 450 nm wide) constriction 
lithographically deposited onto the surface of a single layer 
of graphene. As outlined schematically below the image, the 
65 exposed graphene is etched away and a nanogap is formed 
using feedback controlled electromigration (FCE). FIG. 4c 
shows I-V6 characteristics during FCE formation of the 
US 10,396,175 B2 
3 4 
metallic nanogap on graphene. FIG. 4d shows field effect of 
the device at various stages of the FCE shown in FIG. 4c. 
FIG. 4e shows a scanning electron microscope image of the 
resulting nanogap after FCE and the electrical measurements 
have been performed. FIG. 4f shows nonlinear current 5 
versus applied V 6 of the ultra-short GFET. 
separation of the read and write sequence allows for parallel 
reading and writing of non-volatile memory cells using a 
single global gate electrode. In addition, the device scheme 
allows for multi-bit storage that is resolvable through an 
entire gate electrode sweep. 
In the case where the gate electrodes are separated from 
the channel on the 10 nm scale, the voltage applied between 
the source and drain electrodes should induce charging of 
the dielectric or floating gates. This can result in two-
terminal memristive behavior, also of use for high-speed 
nonvolatile memory devices. 
FIG. S shows nonlinear conductance of an ultra-short 
GFET. FIG. Sa shows differential conductance of an ultra-
short single-layer GFET for various gate voltages at 77 K. 
FIG. Sb shows differential conductance map as a function of 10 
applied bias voltage and gate voltage at 77 K for the 
single-layer device in FIG. Sa. FIG. Sc shows differential 
conductance map as a function of applied bias voltage and 
gate voltage at room temperature of 293 K for the single-
layer device in FIG. Sa. FIG. Sd shows differential conduc- 15 
tance map as a function of applied bias voltage and gate 
voltage for a bi-layer GFET at 77 K showing distinct 
behavior compared to the single-layer device. 
The nano gap device of the present invention comprises a 
gate layer on top of a substrate. Layered on the gate layer is 
a dielectric layer, which may optionally have embedded 
within a floating gate. Layered on the dielectric layer is an 
atomically thin layer, such as a single layer of graphene, 
transition metal dichalcogenides (like MoS2), and black 
phosphrous, or two or more layers, including few-layer 
graphene (FLG). A metallic layer is deposited on top of the FIG. 6 shows an ultra-short channel GFET ballistic 
model. FIG. 6a shows a schematic of the three components 
of the ultra-short GFET. The source and drain are p-doped 
due to the overlapping metal, while the channel's charge is 
determined by the underlying gate electrode. For a positive 
gate voltage states are filled in the channel while the source 
and drain are held relatively constant by the metal. FIG. 6b 
shows that for positive applied bias voltage, and with a fixed 
gate voltage, the drain Fermi-level is lowered such that the 
states on the channel keep the charge density approximately 
constant in the channel. FIG. 6c shows that when the drain 
Fermi-level passes the neutrality point of the channel, as 
shown in this illustration, the model predicts an inflection 
point in the I-V6 behavior. FIG. 6d shows calculated con-
ductance map according to the ballistic model with an 
additional series resistor of Rs=350Q. 
FIG. 7 shows quantitative comparison between nonlinear 
response of ultra-short GFET and the ballistic theory. FIGS. 
7a to 7/ show 3V6/3I for the ballistic theory (solid lines) 
plotted against the experimentally determined values for 
measurements at 77 K (squares) and room temperature 
(triangles) with a series resistance (Rs) subtracted off and 
plotted in FIG. 7g. FIG. 7h shows comparison between 
theory and experiment of the nonlinear quartic fitting coef-
ficient determined within the inflection points for 
Vg-V CNP<lOV. 
FIG. 8 shows an overview of electron transport within 
three embodiments of the device disclosed herein. FIG. Sa 
shows control with a bottom gate and a dielectric that stores 
the charge in traps. The transport through the atomically-thin 
material is ballistic. FIG. Sb shows a similar device as FIG. 
Sa, with a floating gate that stores the charge, instead of the 
dielectric traps. FIG. Sc shows the same as FIG. Sa but with 
another top gate electrode for improved control. 
DETAILED DESCRIPTION 
The present invention provides in part for an ultra-short 
sub-10 nm nanogap device comprising an atomically-thin 
channel with either one or two additional gate electrodes. 
The ultra-short channels provide large electric fields that can 
induce charge exchange with a nearby dielectric or a floating 
gate electrode. The resulting transport through the device is 
ballistic and, due to the extremely small length scales, the 
presence of the gate or dielectric enables rapid nonvolatile 
switching. The charge written depends on the potential 
applied to a global gate electrode during a high-bias write 
step. Since the charge state is only set at high bias, the device 
permits the separate reading and writing of the device. This 
20 atomically thin layer and a nanogap introduced as described 
herein across the metallic layer, thereby creating a source 
and drain electrode. Optionally, the device may further 
comprise an additional upper dielectric and/or gate layer. 
As set forth in FIG. 8, control within the device is 
25 achieved with a bottom gate and a dielectric that stores the 
charge in traps. Electron transport through the atomically-
thin material is ballistic that can be nonlinear. This nonlin-
earity is expected to show negative differential resistance 
(NDR), upon tuning of the materials used. NDR itself is 
30 expected to be of use for high-speed switching and ampli-
fication applications. Other embodiments are depicted in 
FIGS. 12b and 12c, with 12b featuring a floating gate within 
a dielectric that stores the charge instead of the dielectric 
traps as set forth in 12a, and in 12c with another top gate 
35 electrode providing further improved control. 
FIG. 1 shows a further schematic illustration of the design 
of a metallic nanogap on an atomically-thin material. A 
metallic nanogap can be achieved through various routes. 
The illustration in FIG. 1 shows a high-yield method to 
40 achieve such a nanogap. First, an atomically-thin material 
placed onto a dielectric layer, which separates it from an 
underlying gate electrode. A continuous metal layer is then 
placed on top of the atomic layer by (for example) deposi-
tion by an evaporator, as in FIG. la. Etching is then used to 
45 remove exposed channel material. After this step, an electric 
current is driven through the metal and it is controllably 
electromigrated open until it forms a nanogap within the 
metal, as illustrated in FIG. lb. This processing results in a 
closely spaced source-drain electrode pair which are directly 
50 located onto an atomically-thin channel material. FIG. 2a 
shows an exemplary optical image of a gold lead metallic 
layer placed onto a monolayer atomically-thin graphene 
film. FIG. 2b shows the resulting metallic nanogap situated 
on graphene after electromigration of the gold lead. Gra-
55 phene is visible under the regions where the gold wire has 
been removed through electromigration. 
A metallic nanogap on an atomically-thin layer (MNATL) 
can control the charge injection into the gate dielectric or 
alternatively a floating gate electrode. This permits separate 
60 READ and WRITE operations of the device making it 
suitable as a non-volatile memory element. This is demon-
strated in FIG. 3a showing current measurements during a 
high bias ramp across a nanogap located on a graphene film. 
During the ramp upwards the conductivity is high, but upon 
65 passing above 0.6 volts the conductance decreases due to 
induced charge exchange with the nearby supporting dielec-
tric (which is denoted as the WRITE operation). This lower 
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state of conductance persists upon lowering the applied bias 
voltage along the lower curve. The low bias conductance of 
the device measured (which is denoted as the READ opera-
tion) at a bias voltage less than 40 m V as a function of gate 
voltage is shown in FIG. 3b. The highest resistance state of 
the metallic-nanogap-graphene device is located at the low-
est applied gate voltages. FIG. 3b also demonstrates that at 
low applied bias there is minimal hysteresis. When the bias 
6 
by depositing metal of about 30 nm in thickness. The excess 
atomically-thin material not covered by metal may then be 
etched using plasma in a reactive-ion etcher where the metal 
electrodes themselves act as an etch mask. The feedback 
5 controlled electromigration (FCE) process can be performed 
in order to produce the metallic nanogaps. Both the FCE 
process and electrical characterization may be carried out in 
a cryogenic probe station under vacuum, thereby avoiding 
is ramped up to 1.0 V for zero applied gate voltage, the gate 
dependence changes to the black curve in FIG. 3b-again 10 
having minimal hysteresis. Likewise, when the bias is 
increased beyond 1.0 V for a gate of 60.0 V the gate response 
changes to the blue curve in FIG. 3b where the maximum 
resistance is approximately zero volts. 
ambient air contamination of the device. 
FCE may be performed by ramping the bias voltage (V 6 ) 
across the constricted metal electrodes while monitoring the 
current. When the two-probe resistance of the entire struc-
ture increases by a small -2% change, a computer controlled 
voltage source ramps down V 6 by approximately 20% in 
15 order to arrest the electromigration of the metal. After this, 
the V 6 may be ramped up again until another -2% change is 
measured, and then ramped downward to arrest the electro-
migration. This procedure can be then continued until the 
The fact that the low bias (READ) measurements do not 
affect the charge state of the device indicates that they only 
act to probe the system. Since the WRITE operation is only 
activated upon application of a high bias, a single gate 
electrode can control many of these devices in parallel. 
Moreover, the device can be charged to many different 20 
distinguishable states which makes it of use for multi-bit 
metallic nanogap is completely formed over the graphene. 
In devices where the gate electrodes are spaced from the 
channel at a distance similar to the nano gap size, the applied 
bias can induce the charging of the dielectric traps and the 
floating gates. This acts to combine the READ and WRITE 
operations discussed above into a single operation controlled 
storage. 
The close proximity of the metallic electrodes to the 
channel makes them highly "intrusive". These highly intru-
sive electrodes manifest themselves in a highly asymmetric 
gate dependence about the maximum resistance (see curves 
in FIG. 3b). This highly asymmetric gate response is par-
ticularly useful for helping to resolving the state (bit) of the 
device. 
25 by the applied bias. This permits these high-speed nonvola-
tile devices to act as a atomically-thin memristors. 
EXAMPLES 
Ultra-short devices that incorporate atomically-thin com- 30 
ponents have the potential to be the smallest electronics. 
Such extremely-scaled atomically-thin devices are expected 
Here we show quantitative experimental evidence for 
intrinsic nonlinearity resulting from ballistic conduction due 
to a variation of the density of modes in an ultra-short 
channel of graphene. This behavior is shown to be distinctly 
different to that observed in similarly prepared ultra-short 
to show ballistic nonlinear behavior that could make them of 
tremendous use for ultra-fast applications. While nonlinear 
diffusive electron transport has been widely reported, clear 
evidence for intrinsic nonlinear ballistic transport in the 
growing array of atomically-thin conductors has so far been 
elusive. Here we demonstrate, as an example, nonlinear 
electron transport of an ultra-short single-layer graphene 
channel that shows quantitative agreement with intrinsic 
ballistic transport. This behavior is shown to be distinctly 
different to that observed in similarly prepared ultra-short 
devices consisting, instead, of bilayer graphene channels. 
These results suggest that the addition of only one extra 
layer of an atomically-thin material can make a significant 
impact on the nonlinear ballistic behavior of ultra-short 
devices, which is possibly due to the very different chiral 
tunneling of their charge carriers. The fact that we observe 
the nonlinear ballistic response at room temperature, with 
zero applied magnetic field, in non-UHV conditions, and 
directly on a readily accessible oxide substrate makes the 
nanogap technology we utilize of great potential for achiev-
ing extremely scaled high-speed atomically-thin devices. 
The present invention provides in part for methods of 
introducing a metallic nanogap on graphene devices. Gra-
phene devices may initially be isolated on a substrate, such 
as highly p-doped silicon substrates with 300 nm of ther-
mally grown SiO2 . To eliminate any environmental doping 
effects, the substrates may be cleaned in a dry N2 environ-
ment prior to device construction. Graphene flakes may then 
be optically identified with the thickness confirmed by (for 
example) Raman microscopy. 
Lithography may be used to create a metallic locally-
thinned or bowtie geometry on top of graphene or other 
atomically-thin material. This constriction geometry ensures 
the nanogap formed at a later stage is on top of the 
atomically-thin material. Metal electrodes may be fabricated 
35 devices consisting of bilayer graphene channels. These 
results suggest that the addition of only one extra layer of an 
atomically-thin material can make a significant impact on 
the nonlinear ballistic behavior of ultra-short devices, which 
are possibly due to the very different chiral turmeling of their 
40 charge carriers (Katsnelson et al. Nat. Phys. 2006, 2 (9), 
620-625). We find that the nonlinear ballistic transport 
persists up to room temperature even while situated on a 
readily accessible SiO2 substrate, making it achievable in 
technologically-relevant environments. Although ballistic 
45 transport has previously been reported in graphene, such 
behavior typical requires very low-temperatures, suspended 
samples, or specially designed substrates (Du et al. Nat. 
Nanotechnol. 2008, 3 (8), 491-495; Bolotin et al. Solid State 
Commun. 2008, 146 (9-10), 351-355; Qi et al. ACS Nano 
50 2015, 9 (4), 3510-3520; Mayorov et al. Nano Letters 2011, 
11 (6), 2396-2399; Miao et al. Science 2007, 317, 1530-
1533; Tombros et al. Nat. Phys. 2011, 7 (9), 697-700; 
Baringhaus et al. Nature 2014, 506 (7488), 349-354). More-
over, ballistic behavior on a common oxide (like SiO2 ) at 
55 technologically useful ambient temperatures is not typically 
clearly distinguishable, even for charmels as short as 50 nm 
in length (Wu et al. Nano Letters 2012, 12 (3), 1417-1423). 
To achieve the ultra-short GFETs, as illustrated in FIG. 
4a, we utilize a metallic nano gap break junction positioned 
60 over either single-layer or bi-layer graphene. Such metallic 
nanogaps have been extensively used over the last two 
decades to investigate electrical conduction through single 
molecules and atoms (van der Molen et al. J. Phys.-Condes. 
Matter 2010, 22 (13)). To achieve the GFET structure on a 
65 solid substrate backed with a gate electrode as in FIG. 4a, we 
utilize a break junction formed through an electromigrated 
metallic nanogap situated on top of the single-layer and 
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bi-layer graphene (Strachan et al. Appl. Phys. Lett. 2005, 86, 
043109; Park et al. Appl. Phys. Lett. 1999, 75, 301-303; Lu 
et al. Small 2010, 6 (23), 2748-2754). To avoid excessive 
heat dissipation and thermal runaway during device forma-
tion, which can damage the underlying graphene layers, we 5 
utilize feedback controlled electromigration (FCE) (Stra-
chan et al. Appl. Phys. Lett. 2005, 86, 043109; Hunley et al. 
J. Appl. Phys. 2013, 113 (23), 234306-7; Esen et al. Appl 
Phys Lett 2005, 87 (26), 263101). FCE has been shown to 
result in clean nanogaps with well-defined metallic inter- 10 
faces that can be simultaneously fabricated in parallel (Stra-
chan et al. Phys. Rev. Lett. 2008, 100, 056805; Johnston et 
al. Nano Lett. 2007, 7, 2774-2777; Ward et al. Nano Lett. 
2007, 7, 1396-1400; Johnson et al. IEEE Trans. Nano. 2010, 
10 (4), 806-809). In the work we present here, the careful 15 
monitoring of the device evolution using FCE is critical to 
avoid damaging the underlying graphene, as large applied 
current densities and electric fields have previously been 
shown to breakdown these atomically-thin films (Standley et 
al. Nano Letters 2008, 8 (10), 3345-3349; Prins et al. Nano 20 
Letters 2011, 11 (11), 4607-4611; Shi et al. Nano Letters 
2011, 11 (4), 1814-1818; Moser et al. Appl Phys Lett 2009, 
95 (17), 173506-3). 
The construction of the ultra-short channel GFET consists 
of the three-step process schematically outlined in FIG. 4b. 25 
First, a 30 nm thick Au nanowire with a narrow constriction 
is lithographically evaporated on top of exfoliated single-
layer or bi-layer graphene, as shown in the optical image of 
8 
function of gate and bias voltages can be investigated 
through differential conductance maps for both the 77 K 
(FIG. Sb) and room temperature (FIG. Sc) measurements. 
These differential conductance maps show that the quasi-
saturation point, denoted as the value of V 6 where the 
minimum in the differential conductance occurs, is sym-
metrically positioned about zero-bias and increases as the 
graphene channel is tuned away from it neutrality point. 
Similar ultra-short devices consisting, instead, of bi-layer 
graphene show distinctly different nonlinear behavior, as 
seen in the differential conductance map of one such device 
in FIG. Sd. In the bi-layer case, the prominent zero-bias 
conductance peak observed for single-layer devices is 
replaced by nonlinearities that more closely resemble the 
behavior of a conventional tunnel junction, where 3I/3V 6 
increases as the bias voltage and (thus) the tunnel barrier is 
tilted (Simmons et al. J. Appl. Phys. 1963, 34 (6), 1793-&). 
We have, to date, measured in detail four nanogap GFETs, 
which include two single-layer and two bi-layer devices. 
Our measurements indicate that the addition of a single 
atomically-thin graphene layer (in going from one to two 
layers) makes a significant reproducible impact on the 
nonlinear behavior of these ultra-short devices. In the fol-
lowing discussion, we will focus on the behavior of one of 
the single-layer devices (the one shown in FIG. 4, FIG. Sb, 
and FIG. Sc) and show that the nonlinearities can be 
quantitatively described by an analytical model for an ultra-
short ballistic graphene channel. 
The observed transport characteristics of a single-layer 
device can be understood using the intrinsic ultra-short 
channel GFET ballistic model illustrated in FIG. 3 (Grassi et 
al. IEEE Trans. Electron Devices 2013, 60 (1), 140-146). 
This intrinsic ballistic model ignores phase coherent effects, 
such as Fabry-Perot interference, that are not clearly dis-
cernable in our measurements. In the intrinsic ballistic 
model we use, the graphene below the two metal electrodes 
acts as the source and drain to the device, with the channel 
consisting of the nanoscale graphene segment located in the 
nanogap between them. These different regions are repre-
sented by the three linear graphene dispersion relations in 
FIG. 6a. Due to the doping of the graphene under the 
metallic electrodes, the Fermi levels in the source and drain 
are offset from the neutrality point, as is depicted in FIG. 6a 
(Giovannetti et al. Phys. Rev. Lett. 2008, 101 (2)). By 
applying a positive gate voltage the Fermi level in the 
channel is increased in relation to the neutrality point, as 
depicted in FIG. 6a. The transport of such a system is 
specified by Landauer conduction and is determined by the 
minimum number of transverse modes at each relevant 
energy in either the source, drain, or channel We assume that 
the metallic doping of the source and drain regions is large 
enough such that the channel always has the minimum 
number of transverse modes at all relevant energies for our 
experiments between the source and drain Fermi levels, µs 
a typical device in FIG. 4b. The sample is then plasma 
etched to remove exposed graphene, followed finally by 30 
application ofFCE to produce a nanogap bridged only by the 
graphene in the vicinity of the constriction. FCE is per-
formed by utilizing a sequence of voltage bias (V 6 ) ramps 
that slowly opens up a nanogap, as shown in FIG. 4c for the 
construction of a single-layer GFET device (Strachan et al. 35 
Appl. Phys. Lett. 2005, 86, 043109). We monitor the prog-
ress of the nanogap graphene channel at various stages by 
investigating its electric field effect with a gate electrode, as 
shown in FIG. 4d for this single-layer sample. Initially, the 
structure shows negligible response as a function of gate 40 
voltage (V g), but as FCE proceeds field effect becomes 
discemable indicating that the current is increasingly pass-
ing through the underlying graphene. Once the peak resis-
tance of the device reaches about 800Q, the two-probe 
conductance of the device shows increased stability. At this 45 
stage, the gate dependence of the low-bias conductance is 
qualitatively similar to the behavior of a long-channel GFET 
device-where a high resistance peak is observed. This 
behavior indicates that a metallic nanogap has fully opened 
and is bridged only by the underlying graphene channel. 50 
This is confirmed by a scanning electron microscope (SEM) 
image (taken after all the electrical measurements discussed 
below have been performed) in FIG. 4e, which shows a 
nanogap between two Au electrodes on the single-layer 
graphene. 
While the low-bias behavior of the single-layer device in 
FIG. 4d resembles that of a long-channel GFET, the high-
bias regime shows significant nonlinear deviations where the 
gate dependence diminishes, as seen in the I-V 6 curves in 
FIG. 4f This is clearly observed by looking at the differen- 60 
tial conductance as a function ofV6 , shown in FIG. Sa at 77 
55 and µn, which permits an analytic solution as a function of 
V g and V 6 . In this intrinsic model, when the drain voltage is 
increased (in going from FIG. 6a to FIG. 6b) while keeping 
V g fixed, rightward going electron states are increased in the 
K. This plot shows a low-bias conductance peak with 
significant gate dependence, whereas at higher biases the 
differential conductance loses its field effect. That is, these 
curves have low and high bias behaviors that are separated 65 
by a low differential-conductance 'quasi-saturation' regime. 
The complete behavior of this nonlinear response as a 
channel at the expense of leftward going states such that the 
total charge is kept approximately constant. The overall 
current, for a fixed source-drain bias voltage, is then given 
by the integrated number of modes between the source and 
drain Fermi levels. When the drain Fermi level is decreased 
to the point that it crosses the neutrality point of the channel 
the model predicts an inflection in the I-V 6 behavior, as is 
seen in the measurements in FIG. 5. The symmetry with 
respect to the source-drain voltage in the data can be 
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understood through the ballistic model as arising from the 
oppositely applied V6 causing the channel's neutrality point 
to pass the Fermi-level of the source. At larger source-drain 
biases the neutrality point is located between the source and 
drain Fermi levels (such as in FIG. 6c). In this high-bias 5 
regime, the total current is relatively insensitive to the 
position of the neutrality point of the channel and dimin-
ished gate response beyond the inflection point is expected, 
in agreement with the data in FIGS. Sa-c. 
FIG. 6d shows the calculated differential conductance 10 
10 
tent with the thinned electrodes that result from FCE-formed 
metallic nanogaps (Strachan et al. Phys. Rev. Lett. 2008, 100, 
056805). 
The final input parameter to the model is an effective 
series resistor Rs ( chosen as 350Q for the calculations in 
FIG. 6d) that accounts for dissipation in the metal wire and 
scattering at the channel interfaces, but which does not 
contribute to the nonlinear behavior measured. While the 
value of Rs is expected to depend on the gate voltage (as 
discussed in section 6.2 of the Supporting Information), a 
qualitative understanding of the differential conductance 
maps in FIG. Sb and FIG. Sc can be obtained through the use 
of a representative constant value for Rs of 350Q. 
The results of the calculation using these parameters is 
map of the ballistic model as a function of bias and gate 
voltages. In addition to the linear dispersion of graphene, 
there are only three input parameters to the model-two 
specified by well-determined geometrical aspects of the 
device while a third does not affect the nonlinear response. 
The first parameter is the transverse width of the device, 
which is directly measured to be 600±40 nm using the image 
of the nanogap in FIG. 4e. The exact length of the nanogap 
(i.e., the distance between the Au electrodes) appears to vary 
predominantly on the 10-20 nm scale over the width of the 
nanogap, consistent with previous reports of higher-resolu-
tion imaging of electromigrated nanogaps formed at room 
temperature (Strachan et al. Nano Lett. 2006, 6, 441-444). 
Although the precise nanogap length is not clearly discern-
able in our SEM imaging, its value does not enter into the 
intrinsic ballistic behavior as long as it is short enough to 
maintain ballistic transport of the carriers. 
15 shown in FIG. 6d, which reproduces the salient features of 
the experimental data in FIGS. 2a-c. Both show quasi-
saturation that is symmetric with respect to V 6 at increasing 
biases as V g is increased. Moreover, like the experimental 
data, the calculated model reproduces the gate tunable 
20 zero-bias conductance peak experimentally measured in 
FIGS. Sa-c. While the high-bias ballistic quasi-saturation 
model reproduces the principal features of our ultra-short 
GFET, it neglects energy broadening, which is apparent in 
the experiments in that the differential conductance dip is not 
The second required parameter is the gate-channel cou-
pling which is directly given by the planar parallel plate 
value of C0 x=0.115 fF/µm2 for the 300 nm SiO2 thickness 
used in our experiments. While sufficient gate coupling can 
25 as sharp at the inflection point as it is for the theory (Grassi 
et al. IEEE Trans. Electron Devices 2013, 60 (1), 140-146; 
Zhao et al. IEEE Trans. Electron Devices 2011, 58 (9), 
3170-3178). Away from the inflection point, it is expected 
that the effects of energy broadening should be minimal, 7 
30 and in this regime the nonlinear transport measurements can 
be quantitatively and unambiguously compared to the bal-
listic transport model, as follows. 
To quantitatively compare the nonlinear transport mea-
surements to the ballistic model, we investigate 3V6/3I=Rs 
35 (T, Vg)+RL(Vg)+RNL(Vg, I), where RL is the low-bias linear 
ballistic resistance, and RNL contains all the nonlinearities 
due to ballistic transport. Since the voltage drops across the 
nonlinear channel and the effective series resistance should 
add up to the total applied V 6 , this analysis allows us to 
be difficult to achieve in metallic nanogap devices, we 
expect significant coupling over the entire width of our 
nanogap GFET due to the non-zero density of states in 
graphene and the fact that the channel is located on the same 
side as the gate electrode and should not be strongly 
screened (Datta et al. Phys. Rev. B 2009, 79, 205404). 
Supporting this view, a minimum nanogap length of -0.36 
nm required to achieve effective gate coupling can be 
estimated using the relevant density of states for graphene. 
Since the nanogap channel should be more than an order of 
magnitude larger than this, we should be justified in utilizing 
the planar capacitance model with minimal variation of the 
capacitive coupling over its width due to changes in the gap 45 
length. 
40 quantitatively compare the nonlinearities observed with 
those from the intrinsic ballistic model, without requiring 
prior knowledge of the value of Rs- To achieve this quan-
titative comparison, we compute av 6/oI from the measure-
ments and subtract a constant resistance such that the data 
In addition, the overall doping level of the nanogap 
channel should not affect the calculated response, apart from 
an overall shift in FIG. 6d along its horizontal gate axis. For 
our model calculation, we assume that the channel does not 50 
have an overall offset doping level, which is consistent with 
our measurements in FIG. Sb and reported ab initio calcu-
lations (Barraza-Lopez et al. Phys. Rev. Lett. 2010, 104 (7), 
4 ). Although other calculations of a single thick electrode, in 
the vicinity of a gate, suggests that it could cause graphene 55 
to be strongly doped over long distances; the actual doping 
is expected to be highly dependent on the overall geometry 
of the device (Khomyakov et al. Physical Review B 2010, 82 
(11), 115437). Specifically, ab initio computations of 
nanogap metallic electrode pairs with nanoscale thickness, 60 
which are more relevant to our geometries, have found that 
doping only persists a few nanometers away from the 
electrode edges into the graphene channel, and that the CNP 
of a -10 nm long channel corresponds very closely to zero 
net doping when it is not in the immediate vicinity of a gate 65 
(Barraza-Lopez et al. Phys. Rev. Lett. 2010, 104 (7), 4). 
Thus, the non-doped nanogap channel we model is consis-
match the expected low-bias linear ballistic behavior. The 
results of this analysis for the 77 K data, at a V g relative to 
the charge neutrality point of the channel (V CNP) given by 
Vg-V CNP=6 \7, are plotted in FIG. 7a and show excellent 
agreement with the computed ballistic nonlinearities. More-
over, the room temperature data also show excellent agree-
ment with the same nonlinear ballistic model, as seen in FIG. 
7b, with just slightly increased broadening apparent in the 
vicinity of the inflection points. In the vicinity of the charge 
neutrality point of the channel (i.e., when IV g-V CNPI :S 4V) 
the broadening obscures the minimum in 3V6/3I; however, 
we find that a Rs can still be subtracted from the measure-
ments making it apparent that the high-bias nonlinearities 
show excellent agreement with the ballistic theory at both 77 
Kand room temperature, as is seen in FIGS. 7c and 7d. The 
excellent agreement between the measured nonlinearities 
and the ballistic theory within the inflection points persists 
to negative gate voltages down to --40 V. FIGS. 7e and 7/ 
show the excellent agreement within the inflection points at 
V g - V CNP=- I 7 V for both 77 K and room temperature. 
The subtracted Rs determined over an extended range of 
Vg in the above analysis is shown in FIG. 7g. The gate 
dependence of this series resistance can be understood to 
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arise from scattering that might be expected to arise from 
channel interfaces that are not perfectly parallel. An estimate 
of the gate-dependence of the series resistance can be 
obtained by assuming this additional diffusive scattering is 
consistent with Matthiessen's rule and given by the Boltz- 5 
mann transport resistance of graphene. Using the channel 
length as the mean free path in the Boltzmann resistance, in 
addition to the series resistance of the Au lead at 77 K, 
results in the solid curve shown in FIG. 7g, which agrees 
with the experimentally observed gate-dependent rise of Rs 10 
as the device is tuned near its CNP. 
12 
captures the essential features of the nonlinearities in the 
ballistic model over the relevant gate range in the experi-
ments In FIG. 7h we compare this quartic fit for the theory 
and measurements at 77 K and find that they agree with each 
other over a -30 V range of gate voltages ( corresponding to 
a range of channel charge density from 9.5xl011 cm-2 to 
3.lxl012 cm-2 ) and -two-orders of magnitude variation in 
the quartic response. Moreover, the quantitative agreement 
up to room temperature suggests that ballistic transport 
effects could be achievable in ultra-short nanogap devices 
consisting of atomically-thin components in technologi-
cally-relevant environments, a result that has direct rel-
evance to the goal of achieving the smallest and fastest 
electronics. 
15 Methods: 
The agreement between the measured nonlinearities and 
those of the intrinsic ballistic model demonstrates the impor-
tant role that Klein tunneling can play in ultra-short GFETs. 
The ballistic model is based on the assumption that the 
electrons pass through the source-channel and drain-channel 
interfaces with near perfect transmission (Grassi et al. IEEE 
Trans. Electron Devices 2013, 60 (1), 140-146). This near 
perfect transmission is a unique feature of chiral tunneling of 
massless carriers (known as Klein tunneling) incident per- 20 
pendicularly to energy barriers, as is expected for graphene 
when the channel is tuned near its neutrality point (Katsnel-
son et al. Nat. Phys. 2006, 2 (9), 620-625). 
The unique features of chiral tunneling could also be the 
source of the distinctly different nonlinear behavior of 25 
ultra-short bi-layer graphene, as seen in the FIG. Sd. In 
bi-layer devices the chiral tunneling should be described by 
an exponentially decaying transmission as a function of 
channel length, much like conventional quantum tunneling 
through an insulating barrier (Katsnelson et al. Nat. Phys. 30 
2006, 2 (9), 620-625; Simmons et al. J. Appl. Phys. 1963, 34 
(6), 1793-&). For such exponentially-decaying transport, it 
is reasonable to expect nonlinear response similar to a 
standard tunnel barrier without the zero-bias peak observed 
in the single-layer devices (consistent with the measure- 35 
ments of the bi-layer devices in FIG. Sd and FIG. 2/ 
For the single-layer case in the strongly n-doped regime 
(at large positive gate voltages) we expect reduced trans-
mission for Klein tunneling, which is consistent with the 
measured low-bias linear resistance in FIG. 4d (Low et al. 40 
IEEE Trans. Electron Devices 2009, 56 (6), 1292-1299; 
Huard et al. Phys. Rev. Lett. 2007, 98 (23), 236803; Xia et 
al. Nat. Nanotechnol. 2011, 6 (3), 179-184). In this n-doped 
regime the total effective transmission (which includes 
effects of scattering at the channel interfaces) becomes 45 
significantly reduced, which is in stark contrast to the high 
constant transmission, greater than 0.6, for the p-doped case 
(see Supporting Information section 6.1 and FIG. S8). The 
reduction in the effective transmission when the channel is 
strongly n-doped for Vg-V cNP-S 8V corresponds well with 50 
the breakdown of the ballistic model in describing the 
measured nonlinearities ( see Supporting Information section 
5). This reduced transmission and breakdown of the non-
linear ballistic model for positive gates are likewise consis-
tent with p-doping of the graphene in the source and drain 55 
regions under the Au, as is theoretically expected (Giovan-
netti et al. Phys. Rev. Lett. 2008, 101 (2)). 
The nonlinear measurements at negative gates show 
excellent agreement with the intrinsic ballistic model at 
biases within the inflection points-a regime where the 60 
transmission through each mode of the channel should be 
nearly perfect (Grassi et al. IEEE Trans. Electron Devices 
2013, 60 (1), 140-146; Katsnelson et al. Nat. Phys. 2006, 2 
(9), 620-625). To perform a quantitative comparison over 
this extended regime we compare quartic fits of the calcu- 65 
lated and measured av b/aI. A quartic fit ( of the form 
3Vb/3I=R0 +a4 I4 , where a4 is the quartic fitting coefficient) 
Sample Fabrication 
The graphene test devices used in these experiments are 
isolated on highly p-doped silicon substrates with 300 nm of 
thermally grown SiO2 (Novoselov et al. Science 2004, 306, 
666-669). To eliminate any environmental doping effects 
when preparing the graphene samples, the substrates are 
cleaned in a glove bag and the graphene exfoliated in a dry 
N2 environment (Sundararajan et al. Appl Phys Lett 2013, 
103 (25), 253505). Graphene flakes are then optically iden-
tified and the thickness is confirmed by Raman microscopy 
using a 633 nm wavelength incident laser (Ferrari et al. 
Phys. Rev. Lett. 2006, 97, 187401; Gupta et al. Nano Lett. 
2006, 6, 2667-2673). Electron beam lithography is used to 
create a Au bowtie geometry on top of graphene (Strachan 
et al. Nano Lett. 2006, 6, 441-444). This constriction geom-
etry ensures the nanogap formed at a later stage is on top of 
graphene. Metal electrodes are fabricated by depositing gold 
of 30 nm thickness using an electron beam evaporator. The 
excess graphene not covered by gold electrodes is then 
etched using an oxygen plasma in a reactiveion etcher 
(Oxford instruments Plasmalab80plus) using the metal elec-
trodes themselves as an etch mask (Lu et al. Small 2010, 6 
(23), 2748-2754). The feedback controlled electromigration 
(FCE) process is carried out at a vacuum pressure -s 4xl0-5 
Torr at room temperature (293 K), and the electrical char-
acterization is carried out at either liquid nitrogen tempera-
ture (77 K) or at room temperature, as discussed in the main 
text. Both the FCE process and electrical characterization 
are carried out in a Lakeshore cryogenic probe station under 
vacuum, thereby avoiding ambient air contamination of the 
device. 
Nanogap Formation 
FCE is performed by ramping the bias voltage (Vb) across 
the bowtie metal electrodes while monitoring the current 
(Strachan et al. Appl. Phys. Lett. 2005, 86, 043109; Johnston 
et al. Nano Lett. 2007, 7, 2774-2777). When the two-probe 
resistance of the entire structure increases by a small -2% 
change, a computer controlled voltage source ramps down 
Vb by approximately 20% in order to arrest the electromi-
gration of the metal. After this, the Vb is ramped up again 
until another -2% change is measured, and then ramped 
downward to arrest the electromigration. This procedure is 
continued until the metallic nanogap is completely formed 
over the graphene. 
Electrical Measurements 
The current-voltage (I-Vb) characteristics of the devices 
are measured by slowly sweeping Vb starting from -400 m V 
to +400 m V and back, at 1 m V steps at a constant gate 
voltage (Vg). The current is then recorded by a Keithley 
6517 A Electrometer. After each Vb sweep the gate voltage is 
stepped through a desired value in the range of ±60 V. Low 
bias (Vb =20 m V) gate sweeps are performed before and 
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8. The non-volatile memory element of claim 1, wherein 
the gate layer comprises a material selected from the group 
consisting of a metals, silicon, and graphene. 
after each I-V6 characterization test to make sure the gra-
phene layers under the nanogap are preserved. All measure-
ments reported are the current through the entire device and 
the V 6 applied to the samples by a digital to analog controller 
installed in a PC. 
The foregoing has been presented for purposes of illus-
tration and description. It is not intended to be exhaustive or 
to limit the embodiments to the precise form disclosed. 
Obvious modifications and variations are possible in light of 
the above teachings. All such modifications and variations 
are within the scope of the appended claims when inter-
preted in accordance with the breadth to which they are 
fairly, legally and equitably entitled. All documents refer-
enced herein including patents, patent applications and 
journal articles and hereby incorporated by reference in their 
entirety. 
9. The non-volatile memory element of claim 1, wherein 
5 the metallic layer comprises a material that can be electro-
migrated, such as Au, Pd, Ag, Pt, Ni. 
10. The non-volatile memory element of claim 1, wherein 
the metallic layer has a narrow constriction on the atomi-
cally-thin layer. 
10 11. A non-volatile memory element, comprising an atomi-
cally-thin layer on top of a gate layer which is on top of a 
substrate, and a metallic layer with a bowtie geometry 
dispersed on top of the atomically-thin layer, wherein an 
What is claimed: 
1. A non-volatile memory element, comprising an atomi-
cally-thin layer on top of a gate layer which is on top of a 
substrate, and a metallic layer with a bowtie geometry 
dispersed on top of the atomically-thin layer, wherein an 
electromigrated break junction in the metallic layer at the 
bowtie geometry provides well defined metallic interfaces 
and a clean nanogap charmel of a width of about 0.1 nm to 
15 electromigrated break junction in the metallic layer at the 
bowtie geometry provides well defined metallic interfaces 
and a clean nanogap channel of a width of about 0.1 nm to 
10 nm entirely across the metallic layer that exposes the top 
of the atomically thin layer, such that the electromigrated 
20 break junction divides the metallic layer into a source 
electrode and a drain electrode that are separated by the 
clean nanogap, wherein the exposed atomically-thin layer 
functions as an ultra-short ballistic channel between the 
10 nm entirely across the metallic layer that exposes the top 25 
of the atomically thin layer, such that the electromigrated 
break junction divides the metallic layer into a source 
electrode and a drain electrode that are separated by the 
clean nanogap, wherein the exposed atomically-thin layer 
functions as an ultra-short ballistic channel between the 30 
source and drain electrodes through the atomically thin layer 
over the gate layer and the substrate, and further wherein the 
substrate comprises an insulating material that supports 
charge trapping or a floating gate electrode. 
2. The non-volatile memory element of claim 1, further 35 
comprising a dielectric layer between the gate layer and the 
atomically thin layer, wherein the dielectric material is 
selected from the group consisting of SiO2 , BN, Al2O3 , and 
other similar insulating materials. 
source and drain electrodes through the atomically thin layer 
over the gate layer and the substrate, and further wherein the 
atomically-thin layer comprises two or more layers. 
12. The non-volatile memory element of claim 11, further 
comprising a dielectric layer between the gate layer and the 
atomically thin layer, wherein the dielectric material is 
selected from the group consisting of Si 0 2 , BN, Al2O3 , and 
other similar insulating materials. 
13. The non-volatile memory element of claim 12, 
wherein a floating gate is embedded in the dielectric layer. 
14. The non-volatile memory element of claim 11, 
wherein the atomically thin layer comprises graphene, tran-
sition metal dichalcogenides, black phosphorous, or similar 
laminar or nanotube material. 
15. The non-volatile memory element of claim 11, 
wherein the gate layer is on top of a substrate. 3. The non-volatile memory element of claim 2, wherein 40 
a floating gate is embedded in the dielectric layer. 16. The non-volatile memory element of claim 11, 
wherein the gate layer comprises a material selected from 
the group consisting of a metals, silicon, and graphene. 
17. The non-volatile memory element of claim 11, 
45 wherein the substrate comprises an insulating material that 
supports charge trapping or a floating gate electrode. 
4. The non-volatile memory element of claim 1, wherein 
the atomically thin layer comprises graphene, transition 
metal dichalcogenides, black phosphorous, or similar lami-
nar or nanotube material. 
5. The non-volatile memory element of claim 4, wherein 
the atomically-thin or nanotube material comprises a single 
layer. 
6. The non-volatile memory element of claim 4, wherein 
the atomically-thin or nanotube material comprises two or 50 
more layers. 
7. The non-volatile memory element of claim 1, wherein 
the gate layer is on top of a substrate. 
18. The non-volatile memory element of claim 11, 
wherein the metallic layer comprises a material that can be 
electromigrated, such as Au, Pd, Ag, Pt, Ni. 
19. The non-volatile memory element of claim 11, 
wherein the metallic layer has a narrow constriction on the 
atomically-thin layer. 
* * * * * 
